Peter J. Ashenden received his B.Sc.(Hons) and Ph.D. from the University of Adelaide, Australia. He was previously a senior lecturer in computer science and is now a Visiting Research Fellow at the University of Adelaide. His research interests are computer organization and electronic design automation. Dr. Ashenden is also an independent consultant specializing in electronic design automation (EDA). He is actively involved in IEEE working groups developing VHDL standards, is the author of The Designer's Guide to VHDL and The Student's Guide to VHDL and co-editor of the Morgan Kaufmann series, Systems on Silicon. He is a senior member of the IEEE and a member of the ACM.

• 1. Fundamental Concepts2. Scalar Data Types and Operations3. Sequential Statements4. Composite Data Types and Operations5. Basic Modeling Constructs6. Case Study: A Pipelined Complex Multiplier Accumulator7. Subprograms8. Packages and Use Clauses9. Aliases10. External Names in Testbenches11. Properties and Assertion-Based Design12. Resolved Signals13. Generics14. Components and Configurations15. Generate Statements16. Access Types and Abstract Data Types17. Files and Input/Output18. Case Study: Queuing Networks19. Attributes and Groups20. Design for Synthesis21. Case Study: System Design using the Gumnut Core22. Miscellaneous TopicsAppendixA. Standard PackagesB. Related StandardsC. VHDL SyntaxD. Differences Among VHDL VersionsE. Answers to Exercises

Peter J. Ashenden received his B.Sc.(Hons) and Ph.D. from the University of Adelaide, Australia. He was previously a senior lecturer in computer science and is now a Visiting Research Fellow at the University of Adelaide. His research interests are computer organization and electronic design automation. Dr. Ashenden is also an independent consultant specializing in electronic design automation (EDA). He is actively involved in IEEE working groups developing VHDL standards, is the author of The Designer's Guide to VHDL and The Student's Guide to VHDL and co-editor of the Morgan Kaufmann series, Systems on Silicon. He is a senior member of the IEEE and a member of the ACM.

• 1. Fundamental Concepts2. Scalar Data Types and Operations3. Sequential Statements4. Composite Data Types and Operations5. Basic Modeling Constructs6. Case Study: A Pipelined Complex Multiplier Accumulator7. Subprograms8. Packages and Use Clauses9. Aliases10. External Names in Testbenches11. Properties and Assertion-Based Design12. Resolved Signals13. Generics14. Components and Configurations15. Generate Statements16. Access Types and Abstract Data Types17. Files and Input/Output18. Case Study: Queuing Networks19. Attributes and Groups20. Design for Synthesis21. Case Study: System Design using the Gumnut Core22. Miscellaneous TopicsAppendixA. Standard PackagesB. Related StandardsC. VHDL SyntaxD. Differences Among VHDL VersionsE. Answers to Exercises

Peter J. Ashenden received his B.Sc.(Hons) and Ph.D. from the University of Adelaide, Australia. He was previously a senior lecturer in computer science and is now a Visiting Research Fellow at the University of Adelaide. His research interests are computer organization and electronic design automation. Dr. Ashenden is also an independent consultant specializing in electronic design automation (EDA). He is actively involved in IEEE working groups developing VHDL standards, is the author of The Designer's Guide to VHDL and The Student's Guide to VHDL and co-editor of the Morgan Kaufmann series, Systems on Silicon. He is a senior member of the IEEE and a member of the ACM.

• 1. Fundamental Concepts2. Scalar Data Types and Operations3. Sequential Statements4. Composite Data Types and Operations5. Basic Modeling Constructs6. Case Study: A Pipelined Complex Multiplier Accumulator7. Subprograms8. Packages and Use Clauses9. Aliases10. External Names in Testbenches11. Properties and Assertion-Based Design12. Resolved Signals13. Generics14. Components and Configurations15. Generate Statements16. Access Types and Abstract Data Types17. Files and Input/Output18. Case Study: Queuing Networks19. Attributes and Groups20. Design for Synthesis21. Case Study: System Design using the Gumnut Core22. Miscellaneous TopicsAppendixA. Standard PackagesB. Related StandardsC. VHDL SyntaxD. Differences Among VHDL VersionsE. Answers to Exercises