Progettazione di un addizionatore a bassa potenza per VLSI

  • Nyhet

Häftad, Italienska, 2025

Av Manish Jain, Bhagwat Kakde

919 kr

Beställningsvara. Skickas inom 5-8 vardagar
Fri frakt för medlemmar vid köp för minst 249 kr.

Produktinformation

  • Utgivningsdatum2025-10-23
  • Mått152 x 229 x 3 mm
  • Vikt86 g
  • FormatHäftad
  • SpråkItalienska
  • Antal sidor56
  • FörlagEdizioni Sapienza
  • ISBN9786209149665

Tillhör följande kategorier

Mer från samma författare

School Education in India

School Education in India

Manish Jain, Archana Mehendale, Rahul Mukhopadhyay, Padma M. Sarangapani, Christopher Winch

709 kr

Handbook of AI in Engineering Applications

Handbook of AI in Engineering Applications

Ajay Kumar, Sangeeta Rani, Krishna Dev Kumar, Manish Jain, 303905) Kumar, Ajay (Professor, Department of Mechanical Engineering, School of Engineering and Technology, JECRC UNIVERSITY, JAIPUR, RAJASTHAN, INDIA

3 369 kr

Generative Adversarial Networks and Super Resolution
  • Nyhet

Generative Adversarial Networks and Super Resolution

Manish Jain, Dinesh Sethi, Loveleen Kumar

2 709 kr

School Education in India

School Education in India

Manish Jain, Archana Mehendale, Rahul Mukhopadhyay, Padma M. Sarangapani, Christopher Winch

2 549 kr

Beginning Modern Unix

Beginning Modern Unix

Manish Jain

729 kr

Low Power Efficient Adder Design for VLSI

Low Power Efficient Adder Design for VLSI

Manish Jain, Bhagwat Kakde

819 kr

Network -On-Chip (NOC) Design Using FPGA Technology

Network -On-Chip (NOC) Design Using FPGA Technology

Manish Jain

699 kr

Projeto de somador com baixo consumo de energia para VLSI

Projeto de somador com baixo consumo de energia para VLSI

Manish Jain, Bhagwat Kakde

819 kr

Niedrigstromeffizientes Addiererdesign für VLSI

Niedrigstromeffizientes Addiererdesign für VLSI

Manish Jain, Bhagwat Kakde

819 kr

Conception d'additionneur à faible consommation d'énergie pour VLSI

Conception d'additionneur à faible consommation d'énergie pour VLSI

Manish Jain, Bhagwat Kakde

779 kr

Du kanske också är intresserad av

Design sommatore a basso consumo energetico per VLSI

Design sommatore a basso consumo energetico per VLSI

Manish Jain, Bhagwat Kakde

919 kr

Niedrigstromeffizientes Addiererdesign für VLSI

Niedrigstromeffizientes Addiererdesign für VLSI

Manish Jain, Bhagwat Kakde

819 kr

Projeto de somador de baixa potência para VLSI
  • Nyhet

Projeto de somador de baixa potência para VLSI

Manish Jain, Bhagwat Kakde

919 kr

Projekt sumatora niskiej mocy dla ukladów VLSI
  • Nyhet

Projekt sumatora niskiej mocy dla ukladów VLSI

Manish Jain, Bhagwat Kakde

919 kr

Entwurf eines Addierers mit geringem Stromverbrauch für VLSI
  • Nyhet

Entwurf eines Addierers mit geringem Stromverbrauch für VLSI

Manish Jain, Bhagwat Kakde

919 kr

Konstrukcja dodatku o niskiej mocy dla VLSI

Konstrukcja dodatku o niskiej mocy dla VLSI

Manish Jain, Bhagwat Kakde

779 kr

Conception d'un additionneur à faible consommation pour VLSI
  • Nyhet

Conception d'un additionneur à faible consommation pour VLSI

Manish Jain, Bhagwat Kakde

919 kr

Projeto de somador com baixo consumo de energia para VLSI

Projeto de somador com baixo consumo de energia para VLSI

Manish Jain, Bhagwat Kakde

819 kr

Low Power Efficient Adder Design for VLSI

Low Power Efficient Adder Design for VLSI

Manish Jain, Bhagwat Kakde

819 kr

Conception d'additionneur à faible consommation d'énergie pour VLSI

Conception d'additionneur à faible consommation d'énergie pour VLSI

Manish Jain, Bhagwat Kakde

779 kr