Multicore Technology

Architecture, Reconfiguration, and Modeling

Häftad, Engelska, 2017

Av Muhammad Yasir Qadri, Stephen J. Sangwine, Pakistan) Qadri, Muhammad Yasir (HITEC University, Taxila, UK) Sangwine, Stephen J. (University of Essex

1 349 kr

Beställningsvara. Skickas inom 10-15 vardagar

Fri frakt för medlemmar vid köp för minst 249 kr.

The saturation of design complexity and clock frequencies for single-core processors has resulted in the emergence of multicore architectures as an alternative design paradigm. Nowadays, multicore/multithreaded computing systems are not only a de-facto standard for high-end applications, they are also gaining popularity in the field of embedded computing. The start of the multicore era has altered the concepts relating to almost all of the areas of computer architecture design, including core design, memory management, thread scheduling, application support, inter-processor communication, debugging, and power management. This book gives readers a holistic overview of the field and guides them to further avenues of research by covering the state of the art in this area. It includes contributions from industry as well as academia.

Produktinformation

Utgivningsdatum2017-10-12
Mått156 x 234 x undefined mm
Vikt453 g
FormatHäftad
SpråkEngelska
SerieEmbedded Multi-Core Systems
Antal sidor491
FörlagTaylor & Francis Ltd
ISBN9781138072503

Tillhör följande kategorier

Architecture and Design Flow: MORA: High-Level FPGA Programming Using a Many-Core Framework. Implementing Time-Constrained Applications on a Predictable MPSoc. SESAM: A Virtual Prototyping Solution to Design Multicore Architectures. Parallelism and Optimization: Verified Multicore Parallelism Using Atomic Verifiable Operations. Accelerating Critical Section Execution with Multicore Architectures. Memory Systems: TMbox: A Flexible and Reconfigurable Hybrid Transactional Memory System. EM2. CAFÉ: Cache-Aware Fair and Efficient Scheduling for CMPs. Debugging: Software Debugging Infrastructure for Multicore Systems-on-Chip. Networks-on-Chip: On Chip Interconnects for Multicore Architectures. Routing in Multicore NoCs. Efficient Topologies for 3-D Networks-on-Chip. Network-on-Chip Performance Evaluation Using an Analytical Method. Bibliography. Index.