Microfluidic Very Large Scale Integration (VLSI)

Modeling, Simulation, Testing, Compilation and Physical Synthesis

Häftad, Engelska, 2018

AvPaul Pop,Wajid Hassan Minhass,Jan Madsen

1 409 kr

Beställningsvara. Skickas inom 10-15 vardagar. Fri frakt för medlemmar vid köp för minst 249 kr.

Finns i fler format (1)

Inbunden

1 419 kr

Skickas inom 10-15 vardagar

Coverage includes a topology graph-based model for the biochip architecture, and a sequencing graph to model for biochemical application, showing how the application model can be obtained from the protocol language.

Produktinformation

Utgivningsdatum2018-03-30
Mått155 x 235 x 16 mm
Vikt441 g
FormatHäftad
SpråkEngelska
Antal sidor270
FörlagSpringer International Publishing AG
ISBN9783319806051

Tillhör följande kategorier

Primärvård inom Medicin
Elektronik och kommunikationer inom Naturvetenskap och teknik
Teknik: allmänt inom Naturvetenskap och teknik
Biomedicinsk teknik inom Medicin

Paul Pop is a professor at DTU Compute, Technical Universityof Denmark (DTU). He has received his Ph.D. degree in computer systems fromLinkoping University in 2003. His main research interests are in the area ofsystem-level design of embedded systems. He has published extensively in thisarea, and has received the best paper award at the DATE 2005, RTiS 2007, CASES2009 and MECO 2013 conferences and the EDAA Outstanding Dissertations Award(co-supervisor) in 2011. Since 2008 he has also addressed Computer-Aided Designmethods for biochips. His work in this area has received the best paper awardat the CASES 2009 conference. He has co-organized and participated in tutorialsand special sessions on CAD for biochips at conferences such as SOCC 2011,ESWEEK 2011, EMBC 2015 and ETS 2015.

Introduction.- Part 1. Preliminaries.- Design Methodologyfor Flow-based Microfluidic Biochips.- Biochip Architecture Model.- BiochemicalApplication Modeling.- Part 2. Compilation.- Compiling High-Level Languages.- ApplicationMapping and Simulation.- Control Synthesis and Pin-Count Minimization.- Part 3.Physical Design.- Allocation and Schematic Design.- Placement and Routing.- On-ChipControl Synthesis.- Testing and Fault-Tolerant Design.