Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Häftad, Engelska, 2014

AvSumit Ahuja,Avinash Lakshminarayana,Sandeep Kumar Shukla

1 409 kr

Beställningsvara. Skickas inom 10-15 vardagar. Fri frakt för medlemmar vid köp för minst 249 kr.

Finns i fler format (1)

Inbunden

1 409 kr

Skickas inom 10-15 vardagar

This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.

Produktinformation

Utgivningsdatum2014-10-23
Mått155 x 235 x 11 mm
Vikt300 g
FormatHäftad
SpråkEngelska
Antal sidor170
Upplaga2012
FörlagSpringer-Verlag New York Inc.
ISBN9781489987808

Tillhör följande kategorier

Introduction.- Related Work.- Background.- Architectural Selection using High Level Synthesis.- Statistical Regression Based Power Models.- Coprocessor Design Space Exploration Using High Level Synthesis.- Regression-based Dynamic Power Estimation for FPGAs.- High Level Simulation Directed RTL Power Estimation.- Applying Verification Collaterals for Accurate Power Estimation.- Power Reduction using High-Level Clock-gating.- Model-Checking to exploit Sequential Clock-gating.- System Level Simulation Guided Approach for Clock-gating.- Conclusions.