Introduction to Logic Circuits & Logic Design with Verilog

Brock LaMeres joined the Montana State ECE faculty in July of 2006. He received his Ph.D. in electrical engineering from the University of Colorado, Boulder in December of 2005, his MSEE from the University of Colorado, Colorado Springs in May of 2001, and his BSEE from Montana State University, Bozeman in December of 1998. LaMeres teaches and conducts research in the area of digital systems with particular emphasis on exploiting reprogrammable fabrics to deliver more effective computer systems. LaMeres is also studying how engineering education can be improved using innovative e-learning environments.LaMeres has published over 70 manuscripts and 3 textbooks in the area of high speed digital systems. LaMeres has also been granted 13 US patents in the area of digital signal propagation. LaMeres is a Senior Member of IEEE and a Registered Professional Engineer in the States of Montana and Colorado. Dr. LaMeres is a member of AESS, ASEE and serves as the faculty advisor of thestudent branch of IEEE at MSU.Prior to coming to MSU, Dr. LaMeres worked as an R&D engineer for Agilent Technologies in Colorado Springs, CO from 1999 to 2006. LaMeres was a hardware design engineer in the Logic Analysis R&D lab. He designed acquisition hardware for the 16910/11/12 and 16950 Logic Analyzer systems in addition to developing a variety of probing solutions.

• Introduction – Analog Vs. Digital.- Number Systems.- Digital Circuitry & Interfacing.- Combinational Logic Design.- Verilog (Part 1).- MSI Logic.- Sequential Logic Design.- Verilog (Part 2).- Behavioral Modeling of Sequential Logic.- Memory.- Programmable Logic.- Arithmetic Circuits.- Computer System Design.- Appendix A: List of Worked Examples.

“This book presents the logical components, step by step, to develop a complete computer system. Thus, it presents a comprehensive view of a computer system that can be developed from logical circuits; combinational and sequential circuits are not explored in detail. The book is suitable for undergraduates; students will learn both the logic and experimental aspects of a computer component using Verilog.” (J. Arul, Computing Reviews, July, 2018)​