High Performance Embedded Architectures and Compilers

Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings

Häftad, Engelska, 2008

Av Per Stenström, Michel Dubois, Manolis Katevenis, Rajiv Gupta, Theo Ungerer, Michel DuBois

739 kr

Beställningsvara. Skickas inom 7-10 vardagar

Fri frakt för medlemmar vid köp för minst 249 kr.

This highly relevant and up-to-the-minute book constitutes the refereed proceedings of the Third International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Goteborg, Sweden, January 27-29, 2008. The 25 revised full papers presented together with 1 invited keynote paper were carefully reviewed and selected from 77 submissions. The papers are organized into topical sections on a number of key subjects in the field.

Produktinformation

Utgivningsdatum2008-01-15
Mått155 x 235 x 23 mm
Vikt628 g
FormatHäftad
SpråkEngelska
SerieTheoretical Computer Science and General Issues
Antal sidor400
Upplaga2008
FörlagSpringer-Verlag Berlin and Heidelberg GmbH & Co. KG
ISBN9783540775591

Du kanske också är intresserad av

Parallel Computer Organization and Design

Nyhet

Parallel Computer Organization and Design

Michel Dubois, Murali Annavaram, Per Stenström, Per Stenström, Michel (University of Southern California) Dubois, Murali (University of Southern California) Annavaram, Gothenberg) Stenstrom, Per (Chalmers University of Technology

1 359 kr

High Performance Embedded Architectures and Compilers

High Performance Embedded Architectures and Compilers

Koen De Bosschere, David Kaeli, Per Stenström, David Whalley, Theo Ungerer

739 kr

Parallel Computer Organization and Design

Parallel Computer Organization and Design

Michel Dubois, Murali Annavaram, Per Stenström, Michel (University of Southern California) Dubois, Murali (University of Southern California) Annavaram, Gothenberg) Stenstrom, Per (Chalmers University of Technology, Michel DuBois, Per Stenström

1 519 kr

Scalable Shared Memory Multiprocessors

Scalable Shared Memory Multiprocessors

Michel Dubois, Shreekant S. Thakkar, Michel DuBois

2 169 kr

Scalable Shared Memory Multiprocessors

Scalable Shared Memory Multiprocessors

Michel Dubois, Shreekant S. Thakkar, Michel DuBois

2 169 kr

Cache and Interconnect Architectures in Multiprocessors

Cache and Interconnect Architectures in Multiprocessors

Michel Dubois, Shreekant S. Thakkar, Michel DuBois

1 459 kr

Cache and Interconnect Architectures in Multiprocessors

Cache and Interconnect Architectures in Multiprocessors

Michel Dubois, Shreekant S. Thakkar, Michel DuBois, Shreekant S Thakkar

1 459 kr

Les Virus Informatiques

Les Virus Informatiques

DuBois-M, DUBOIS-M, Michel Dubois

1 449 kr

Compiler Construction

Compiler Construction

739 kr

Principles and Practices of Building Parallel Software

Principles and Practices of Building Parallel Software

Rajkishore Barik, Rajiv Gupta, Jens Palsberg

1 519 kr

Tillhör följande kategorier

Invited Program.- Supercomputing for the Future, Supercomputing from the Past (Keynote).- I Multithreaded and Multicore Processors.- MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing.- rMPI: Message Passing on Multicore Processors with On-Chip Interconnect.- Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE.- IIa Reconfigurable - ASIP.- BRAM-LUT Tradeoff on a Polymorphic DES Design.- Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array.- Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP.- IIb Compiler Optimizations.- Fast Bounds Checking Using Debug Register.- Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis.- An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems.- III Industrial Processors and Application Parallelization.- Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions.- Experiences with Parallelizing a Bio-informatics Program on the Cell BE.- Drug Design Issues on the Cell BE.- IV Power-Aware Techniques.- Coffee: COmpiler Framework for Energy-Aware Exploration.- Integrated CPU Cache Power Management in Multiple Clock Domain Processors.- Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation.- V High-Performance Processors.- The Significance of Affectors and Affectees Correlations for Branch Prediction.- Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator.- LPA: A First Approach to the Loop Processor Architecture.- VI Profiles: Collection and Analysis.- Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm.- Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy.- Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior.- VII Optimizing Memory Performance.- MLP-Aware Dynamic Cache Partitioning.- Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture.- Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory.- Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache.