Green Communication with Field-programmable Gate Array for Sustainable Development

Inbunden, Engelska, 2023

AvBishwajeet Pandey,Keshav Kumar

2 659 kr

Beställningsvara. Skickas inom 10-15 vardagar. Fri frakt för medlemmar vid köp för minst 249 kr.

Finns i fler format (1)

Häftad

1 019 kr

Skickas inom 10-15 vardagar

The text discusses the designing of field-programmable gate array-based green computing circuits for efficient green communication. It will help senior undergraduate, graduate students, and academic researchers from diverse engineering domains such as electrical, electronics and communication, and computer.Discusses hardware description language coding of green communication computing (GCC) circuitsPresents field-programmable gate arrays-based power-efficient modelsExplores the integrations of universal asynchronous receiver/transmitter and field-programmable gate arraysCovers architecture and programming tools of field-programmable gate arraysShowcases Verilog and VHDL codes for green computing circuits such as finite impulse response filter, parity checker, and packet counterThe text discusses the designing of energy-efficient network components, using low voltage complementary metal-oxide semiconductors, high-speed transceiver logic, and stub series-terminated logic input/output standards. It showcases how to write Verilog and VHDL codes for green computing circuits including finite impulse response filter, packet counter, and universal asynchronous receiver-transmitter.

Produktinformation

Utgivningsdatum2023-09-05
Mått156 x 234 x 18 mm
Vikt740 g
FormatInbunden
SpråkEngelska
Antal sidor240
FörlagTaylor & Francis Ltd
ISBN9781032299488

Tillhör följande kategorier

Keshav Kumar is currently working as an Assistant Professor at Chandigarh University, Punjab, India. He has also worked as a JRF with NIT Patna, and as an Assistant Lecturer at Chitkara University, Punjab, India. He has completed his Master of Engineering in ECE with the specialization in Hardware Security from Chitkara University, Punjab, India. He has written over 30+ research paper in the field of Hardware security, Green Communication, Low power VLSI Design, Machine learning techniques, and IoT. He also has worked with professor of 15 different countries. His area of specialization is such as Hardware security, Green Communication, Low power VLSI Design, Machine learning techniques, WSN, and IoT. He is also associated with Gyancity Research Consultancy Pvt Ltd. He is also a member of IAENG. His Google Scholar profile: ‪Keshav Kumar‬ - ‪Google Scholar‬‬‬‬‬‬‬‬‬; His Scopus Profile: Scopus preview - Kumar, Keshav - Author details - ScopusProf Dr Bishwajeet Pandey is Associate Professor in Jain University, Bangalore, India. He has completed his PhD in CSE from Gran Sasso Science Institute, L'Aquila, Italy under guidance of Prof Paolo Prinetto, Politecnico Di Torino, Italy. He has worked as an Assistant Professor at Department of CSE at Birla Institute of Applied Science, India, Assistant Professor at Department of Research in Chitkara University India, Junior Research Fellow (JRF) at South Asian University and Lecturers in Indira Gandhi National Open University. He has completed Master of Technology (IIIT Gwalior) in CSE with Specialization in VLSI, Master of Computer Application, R&D Project in CDAC-Noida, India. He has authored and coauthored 150+ papers available on his Scopus Profile (https://www.scopus.com/authid/detail.uri?authorId=57203239026). He has 2000+ Citation according to his Google Scholar Profile(https://scholar.google.co.in/citations?user=UZ_8yAMAAAAJ&hl=en). He has an experience of teaching of Cyber Security, Innovation and Startup, Computer Network, Digital Logic, Logic Synthesis, Machine Learning, System Verilog and so on. His area of research interest is Green Computing, High Performance Computing, Cyber Physical System, IoT, and Cyber Security. He is in board of director of many startups of his Students e.g. Gyancity Research Consultancy Pvt Ltd.

Chapter 1Introduction to Green Communication Computing (GCC)Chapter 2Field Programmable Gate Arrays (FPGA)Chapter 3HDL Coding of GCC CircuitsChapter 4LVCMOS based UART for GCCChapter 5SSTL based UART of GCCChapter 6HSTL based UART for GCCChapter 7MOBILE DDR based UART for GCCChapter 8LVCMOS based FIR Filter for GCCChapter 9SSTL based FIR Filter of GCCChapter 10HSTL based FIR Filter for GCCChapter 11MOBILE DDR based FIR Filter for GCCChapter 12LVCMOS based Packet Counter for GCCChapter 13SSTL based Packet Counter of GCCChapter 14HSTL based Packet Counter for GCCChapter 15MOBILE DDR based Packet Counter for GCC