Yogesh Singh Chauhan is a Chair Professor in the Department of Electrical Engineering at the Indian Institute of Technology Kanpur, India. He is the developer of several industry standard models: ASM-HEMT, BSIM-BULK (formerly BSIM6), BSIM-CMG, BSIM-IMG, BSIM4 and BSIM-SOI models. His research group is involved in developing compact models for GaN transistors, FinFET, nanosheet/gate-all-around FETs, FDSOI transistors, negative capacitance FETs and 2D FETs. His research interests are RF characterization, modeling, and simulation of semiconductor devices.Darsen D. Lu was one of the key contributors of the industry standard FinFET compact model, BSIM-CMG, and thin-body SOI compact model, BSIM-IMG. He received his B.Sc. in electrical engineering in 2005, from National Tsing Hua University, Hsinchu, Taiwan, and his M.Sc. and Ph.D. in electrical engineering from the University of California, Berkeley, in 2007 and 2011 respectively. From 2011 to 2015, he has been a research scientist at the IBM Thomas J. Watson Research Center, Yorktown Heights, New York. He is currently a Macronix Endowed Chair (Associate) Professor at National Cheng Kung University, Tainan, Taiwan. His current research focuses on the fabrication and modeling of ferroelectric memory (ferroelectric FinFET) devices, cryogenic CMOS modeling for high-performance and quantum computation, and the design of AI/neuromorphic circuits and systems.Sriramkumar Venugopalan received his M.Sc. and Ph.D. in electrical engineering at the University of California, Berkeley and his B.Sc. from the Indian Institute of Technology (IIT), Kanpur. While pursuing his doctoral degree he contributed to research and development of multi-gate transistor compact SPICE models. He lead the industry standardization effort for BSIM-CMG model representing the BSIM Group at the Compact Model Council. He was the recipient of Outstanding Researcher Award from TSMC for his contributions to multi-gate SPICE models. He has authored and co- authored more than 30 research papers in the area of semiconductor device SPICE models and RF integrated circuit design. Dr. Venugopalan is currently leading wireless system design group at Skyworks Solutions, Inc. Prior to that he co-founded and was the CEO of RF Pixels, a 5G mmWave Radio startup which was later acquired by Skyworks. Dr. Venugopalan was also with Samsung Electronics pursuing RF integrated circuit design in advanced semiconductor technology nodes.Sourabh Khandelwal is an Associate Professor at Macquarie University. He is the lead author of two industry standard compact models: ASM-HEMT for GaN RF and power technology, and ASM-ESD for silicon ESD applications. He has also co-authored BSIM-CMG, BSIM-IMG and BSIM6 compact models during his tenure at the BSIM group at the University of California Berkeley. Dr Khandelwal has published 3 books and over 150 research papers. He regularly serves as consultant to multi-national semiconductor companies. Juan Pablo Duarte Sepúlveda obtained his Ph.D. at the University of California, Berkeley in 2018. He received his B.Sc. in 2010 and his M.Sc. in 2012, both in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST). He held a position as a lecturer at the Universidad Tecnica Federico Santa Maria, Valparaiso, Chile, in 2012. He has authored many papers on nanoscale semiconductor device modeling and characterization. He received the Best Student Paper Award at the 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) for the paper: Unified FinFET Compact Model: Modelling Trapezoidal Triple-Gate FinFETs.Navid Paydavosi is a seasoned hardware engineer with a decade of experience in advanced Si process technology and GPU and memory subsystem optimization. He excels in optimizing PPAC for complex SoC systems. He holds a Ph.D. in Electrical Engineering from the University of Alberta and completed a postdoctoral scholarship at UC Berkeley under supervision of Prof. Chenming Hu, contributing to the development of FinFET and SOI SPICE compact models. Navid began his Intel career in 2014 as a Logic Technology Development Device Engineer, where he contributed to key advancements in Intel 4 and Intel 3 technology nodes. He then served as a GPU Micro-Arch Power Optimization Engineer, leading innovations such as a novel Glitch minimization algorithm. As a NAND Flash Power and Performance Optimization Engineer, Navid significantly improved the power and performance of Intel's 3D NAND Flash products. Currently, he is a Senior Staff Intel Foundry Device Engineer, customizing the Intel 3 technology node for customers. Navid's expertise spans device physics, semiconductor manufacturing, and power optimization. His goal is to deliver world-class AI hardware solutions for Data Center and Edge computing environments.Ali M. Niknejad received his B.Sc in electrical engineering from the University of California, Los Angeles, in 1994, and his M.Sc. and Ph.D., also in electrical engineer- ing, from the University of California, Berkeley, in 1997 and 2000 respectively. He is currently a professor in the EECS department at UC Berkeley and Faculty Director of the Berkeley Wireless Research Center (BWRC) Group. He is also the Associate Director of the Center for Ubiquitous Connectivity (CUbiC) and also served as the Associate Director for the Center for Converged TeraHertz Communications and Sensing (ComSenTer). Prof. Niknejad received the 2020 SIA/SRC University Research Award, recognized “for noteworthy achievements that have advanced analog, RF, and mm-wave circuit design and modeling, which serve as the foundation of 5G+ technologies. Professor Niknejad was the recipient of the 2012 ASEE Frederick Emmons Terman Award for his work and textbook on electromagnetics and RF integrated circuits. He has co-authored over 400 conference and journal publications in the field of integrated circuits and device compact modeling. His focus areas of research include analog, RF, mixed-signal, mm-wave circuits, device physics and compact modeling, and numerical techniques in electromagnetics.Chenming Hu is TSMC Distinguished Chair Professor Emeritus at the University of California Berkeley, United States. He was the Chief Technology Officer of TSMC. He received the US Presidential Medal of Technology and Innovation from Pres. Barack Obama for developing the first 3D thin-body transistor FinFET, MOSFET reliability models and leading the development of BSIM industry standard transistor model that is used in designing most of the integrated circuits in the world. He is a member of the US Academy of Engineering, the Chinese Academy of Science, and Academia Sinica. He received the highest honor of IEEE, the IEEE Medal of Honor, and its Andrew Grove Award, Solid Circuits Award, and the Nishizawa Medal. He also received the Taiwan Presidential Science Prize and UC Berkeley’s highest honor for teaching – the Berkeley Distinguished Teaching Award.
