Constructive Side-Channel Analysis and Secure Design

15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings

Häftad, Engelska, 2024

1 109 kr

Beställningsvara. Skickas inom 10-15 vardagar

Fri frakt för medlemmar vid köp för minst 249 kr.

This book constitutes the refereed proceedings of the 15th International Workshop on Constructive Side-Channel Analysis and Secure Design, COSADE 2024, held in Gardanne, France, during April 9–10, 2024. The 14 full papers included in this book were carefully reviewed and selected from 42 submissions.

Produktinformation

Utgivningsdatum2024-04-17
Mått155 x 235 x 16 mm
Vikt446 g
FormatHäftad
SpråkEngelska
SerieLecture Notes in Computer Science
Antal sidor282
FörlagSpringer International Publishing AG
ISBN9783031575426

Tillhör följande kategorier

Informationsteknik: allmänt inom Data och it
Systemvetenskap och AI inom Data och it
Hårdvara inom Data och it
Nätverk och kommunikation inom Data och it
IT-säkerhet inom Data och it

Analyses and Tools.- Characterizing and Modeling Synchronous Clock-Glitch Fault Injection.- On-chip evaluation of voltage drops and fault occurrence induced by Si backside EM injection.- EFFLUX-F2: A high performance hardware security evaluation board.- Attack Methods.- Practical Improvements to Statistical Ineffective Fault Attacks.- CAPABARA: A Combined Attack on CAPA.- Deep-Learning-Based Side-Channel Attacks.- Exploring Multi-Task Learning in the Context of Masked AES Implementations.- The Need for MORE: Unsupervised Side-channel Analysis with Single Network Training and Multi-output Regression.- Towards Private Deep Learning-Based Side-Channel Analysis using Homomorphic Encryption.- PUF/RNG.- Leakage Sources of the ICLooPUF: Analysis of a Side-Channel Protected Oscillator-Based PUF.- Impact of Process Mismatch and Device Aging on SR-Latch Based True Random Number Generators.- Lightweight Leakage-Resilient PRNG from TBCs using Superposition.- Cryptographic Implementations.- The Impact of Hash Primitives and Communication Overhead for Hardware-Accelerated SPHINCS+.- HaMAYO: A Fault-Tolerant Reconfigurable Hardware Implementation of the MAYO Signature Scheme.- Combining Loop Shuffling and Code Polymorphism for Enhanced AES Side-Channel Security.