This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.
Introduction.- Related Work.- Background.- Architectural Selection using High Level Synthesis.- Statistical Regression Based Power Models.- Coprocessor Design Space Exploration Using High Level Synthesis.- Regression-based Dynamic Power Estimation for FPGAs.- High Level Simulation Directed RTL Power Estimation.- Applying Verification Collaterals for Accurate Power Estimation.- Power Reduction using High-Level Clock-gating.- Model-Checking to exploit Sequential Clock-gating.- System Level Simulation Guided Approach for Clock-gating.- Conclusions.
Anand Handa, Rohit Negi, Sandeep Kumar Shukla, India) Handa, Anand (C3i Center, Indian Institute of Technology, India) Negi, Rohit (C3i Center, Indian Institute of Technology, India) Shukla, Professor Sandeep Kumar (C3i Center, Indian Institute of Technology
Anand Handa, Rohit Negi, Sandeep Kumar Shukla, India) Handa, Anand (C3i Center, Indian Institute of Technology, India) Negi, Rohit (C3i Center, Indian Institute of Technology, India) Shukla, Professor Sandeep Kumar (C3i Center, Indian Institute of Technology, Rohit Negi, Sandeep Shukla