bokomslag CMOS Sram Memory Chip Design
Vetenskap & teknik

CMOS Sram Memory Chip Design

Rajput Sakshi

Pocket

1069:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 7-11 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

  • 136 sidor
  • 2013
Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes.
  • Författare: Rajput Sakshi
  • Format: Pocket/Paperback
  • ISBN: 9783659320378
  • Språk: Engelska
  • Antal sidor: 136
  • Utgivningsdatum: 2013-01-09
  • Förlag: LAP Lambert Academic Publishing