Akademibokhandeln
Richard Munden - ASIC and FPGA Verification, Häftad

Häftad, Engelska, 2004

Del i serien Systems on Silicon

ASIC and FPGA Verification

A Guide to Component Modeling

Av Richard Munden

889 kr

Beställningsvara. Skickas inom 11-20 vardagar. Fri frakt för medlemmar vid köp för minst 249 kr.

Beskrivning
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today’s digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Produktinformation
Utforska kategorier
Mer information

By Richard Munden

Recensioner i media

Today it is still very difficult to verify board or larger system designs through simulation or any other technique. This important book addresses the largest ingredient needed to make simulation possible—the availability of integrated circuit component models. Addressed inside is how to use VITAL extensions and other conventions with VHDL to develop interoperable, reusable models. Only by adopting the standards and practices described in this book can the industry benefit and make system simulation feasible.—Randy Harr, Sevni TechnologyThis book provides not only an excellent reference for those who write component models for board level verification, but also a much needed introduction to SDF and VITAL for timing simulation.—Hardy Pottinger, University of Missouri-Rolla

Butikslager

Ej i lager i butik.

Betyg & recensioner

0 recensioner

Inga recensioner tillgängliga.