Delay Aware Topology Generation for Network on Chip 1

Data & IT

Delay Aware Topology Generation for Network on Chip

Lit Asrani • Mahyan Fariza • Mahyan Termimi Hidayat

Pocket

749:-

Funktionen begränsas av dina webbläsarinställningar (t.ex. privat läge).

Uppskattad leveranstid 7-11 arbetsdagar

Fri frakt för medlemmar vid köp för minst 249:-

72 sidor
2015

Network-on-Chip (NoC) is a scalable bandwidth requirement that using on-chip packet-switched micro-network of interconnects. NoC are based on System-on-Chips(SoCs) that traditionally large-scale multi-processors and distributed computing networks. The NoC performances analysis were evaluated in terms of throughput, queue size, loss and wait time. Meanwhile, Video Object Plane Decoder (VOPD) with 16 cores were used to measured the delay aware topology of NoC. Analysis performances of VOPD is based on the value of hops involved, since VOPD is divided into bisection and quadsection form. Overall, the report proved that the decreased number of hops of VOPD will give a low rate of delay in NoC performances.

Författare: Lit Asrani, Mahyan Fariza, Mahyan Termimi Hidayat
Format: Pocket/Paperback
ISBN: 9783659693021
Språk: Engelska
Antal sidor: 72
Utgivningsdatum: 2015-09-03
Förlag: LAP Lambert Academic Publishing