Familj
Pocket
RTM Kernel Implementation on FPGA using High Level Synthesis Tool
Tassadaq Hussain • Amna Haider
749:-
Uppskattad leveranstid 7-11 arbetsdagar
Fri frakt för medlemmar vid köp för minst 249:-
The efficient data management is a key to the performance for many High Performance Computing (HPC) applications. The programmable devices normally support efficient utilization of data by providing a fixed architecture of caches or scratch pad memories. These caches or scratch pad memories are designed on the basis of few heuristics that are generic enough to provide varying degree of performance enhancement for various applications. However, the performance for applications having complex data accesses can still be improved by providing more customized memory layouts for those applications.
- Format: Pocket/Paperback
- ISBN: 9783659557651
- Språk: Engelska
- Antal sidor: 56
- Utgivningsdatum: 2014-07-03
- Förlag: LAP Lambert Academic Publishing